v 20080706 2
T 10000 20000 9 10 1 0 0 0 1
_0_0_   0.sym
T 10000 19800 9 10 1 0 0 0 1
_1_1_   1.sym
T 10000 19600 9 10 1 0 0 0 1
_2_2_   2.sym
T 10000 19400 9 10 1 0 0 0 1
_3_3_   3.sym
T 10000 19200 9 10 1 0 0 0 1
_4_4_   4.sym
T 10000 19000 9 10 1 0 0 0 1
_5_5_   5.sym
T 10000 18800 9 10 1 0 0 0 1
_6_6_   6.sym
T 10000 18600 9 10 1 0 0 0 1
_7_7_   7.sym
T 10000 18400 9 10 1 0 0 0 1
_8_8_   8.sym
T 10000 18200 9 10 1 0 0 0 1
_9_9_   9.sym
T 18000 17200 9 10 1 0 0 0 1
_q_q_   q_.sym
v 20130925 2
C 40000 40000 0 0 0 title-B.sym
N 43500 47000 44200 47000 4
N 44200 47000 44200 49400 4
N 44200 49400 41800 49400 4
N 41800 47300 41800 49400 4
N 41800 47300 41500 47300 4
N 41500 47300 41500 45600 4
N 41500 45600 41600 45600 4
N 41600 45600 41600 44600 4
N 41100 44600 41600 44600 4
N 41100 44600 41100 42900 4
N 41100 42900 42400 42900 4
N 42400 42900 42400 43600 4
N 42400 43600 41000 43600 4
N 41000 43600 41000 41300 4
U 45300 49600 45300 43900 10 0
U 45300 43900 53800 43900 10 0
U 53800 43900 53800 45900 10 0
U 53800 45900 53100 45900 10 0
U 53100 45900 53100 47300 10 0
U 53100 47300 50500 47300 10 0
V 48500 47400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47300 49100 50100 49100 1 0 0
{
T 47300 49100 5 10 0 0 0 0 1
pintype=unknown
T 50155 49095 5 10 1 1 0 0 1
pinlabel=unknown
T 50005 49145 5 10 1 1 0 6 1
pinnumber=0
T 47300 49100 5 10 0 0 0 0 1
pinseq=0
}
P 51800 50000 51800 48500 1 0 0
{
T 51800 50000 5 10 0 0 0 0 1
pintype=unknown
T 51800 48445 5 10 1 1 90 6 1
pinlabel=unknown
T 51750 48595 5 10 1 1 90 0 1
pinnumber=0
T 51800 50000 5 10 0 0 0 0 1
pinseq=0
}
P 54500 48500 54500 47900 1 0 0
{
T 54500 48500 5 10 0 0 0 0 1
pintype=unknown
T 54500 47845 5 10 1 1 90 6 1
pinlabel=unknown
T 54450 47995 5 10 1 1 90 0 1
pinnumber=0
T 54500 48500 5 10 0 0 0 0 1
pinseq=0
}
C 46700 49800 1 0 0 af_output_transformer-1.sym
{
T 48000 52200 5 10 0 0 0 0 1
device=AF_OUTPUT_TRANSFORMER
T 48000 51900 5 10 1 1 0 0 1
refdes=U?
}
C 42900 41300 1 0 0 af_output_transformer-1.sym
{
T 44200 43700 5 10 0 0 0 0 1
device=AF_OUTPUT_TRANSFORMER
T 44200 43400 5 10 1 1 0 0 1
refdes=U?
}
T 48100 42000 9 10 1 0 0 0 1
NFI_LOL
C 42200 44500 1 0 0 ssrelay-spdt-lcc110-1.sym
{
T 42500 47100 5 10 0 0 0 0 1
device=LCC110
T 42500 46700 5 10 0 0 0 0 1
symversion=0.1
T 42500 46250 5 10 1 1 0 0 1
refdes=U?
T 42500 46900 5 10 0 0 0 0 1
footprint=DIP8
}
U 53200 50000 53200 47900 10 0
U 53200 47900 53700 47900 10 0
U 53700 47900 53700 46500 10 0
U 53700 46500 54200 46500 10 0
U 54200 46500 54200 43800 10 0
U 54200 43800 45500 43800 10 0
U 45500 43800 45500 42600 10 0
U 45500 42600 49200 42600 10 0
U 49200 42600 49200 41500 10 0
U 49200 41500 47700 41500 10 0
U 47700 41500 47700 42200 10 0
U 47700 42200 45300 42200 10 0
U 45300 42200 45300 40500 10 0
U 45300 40500 40900 40500 10 0
U 40900 40500 40900 41000 10 0
U 40900 41000 40500 41000 10 0
U 40500 41000 40500 50300 10 0
U 40500 50300 45800 50300 10 0
U 45800 50300 45800 49700 10 0
U 45800 49700 45300 49700 10 0
U 45300 49700 45300 48100 10 0
U 45300 48100 43600 48100 10 0
C 42500 47400 1 0 0 switch-dip12.sym
{
T 42800 51700 5 10 1 1 0 0 1
footprint=SWITCH_DIP12
T 42800 51975 5 8 0 0 0 0 1
device=SWITCH_DIP12
T 42800 51350 5 10 1 1 0 0 1
refdes=S?
}