Files
linguist/samples/SystemVerilog/fifo.sv
2014-02-21 17:48:24 +01:00

8 lines
157 B
Systemverilog

module fifo (
input clk_50,
input clk_2,
input reset_n,
output [7:0] data_out,
output empty
);