Add common Verilog extensions

This commit is contained in:
Dan Luu
2013-10-25 20:54:58 -05:00
parent ce6a8aa671
commit 7b1c78b848

View File

@@ -1421,6 +1421,12 @@ Verilog:
extensions:
- .sv
- .svh
- .tf
- .tfi
- .tft
- .tfw
- .veo
- .vf
- .vh
VimL: